

Applicant(s):	Adi Srinivasan		
Assignee:	Sequence Design, Inc.		
Title:	Circuit Optimization For Minimum Path Timing Violations		
Serial No.:	Unassigned	Filing Date:	Herewith
Examiner:	Unknown	Group Art Unit:	Unassigned
Docket No.:	M-11985-1D US		

**Mail Stop Patent Application
Commissioner For Patents
P.O. Box 1450
Alexandria, VA 22313-1450**

Dear Sir:

Serial No.: Unassigned